library verilog;
use verilog.vl_types.all;
entity dig_select_021 is
    port(
        dig_021         : out    vl_logic_vector(5 downto 0);
        add_021         : in     vl_logic_vector(2 downto 0)
    );
end dig_select_021;
